

8 pin Dual-in-Line

60.0MHz to 240.0MHz

- Frequency range 60MHz to 240MHz
- **LVPECL Output**
- **Supply Voltage 3.3 VDC**
- Phase jitter 0.2ps typical
- Pull range from ±30ppm to ±150ppm

DESCRIPTION

GPA576 VCXOs are packaged in a 6 pad 7mm x 5mm SMD package. Typical phase jitter for GPA series VCXOs is 0.2 ps. Output is LVPECL. Applications include phase lock loop, SONET/ATM, set-top boxes, MPEG, audio/video modulation, video game consoles and HDTV.


CDECIEICATION

SPECIFICATION		
Frequency Range:	60.0MHz to 240.0MHz	
Supply Voltage:	3.3 VDC ±5%	
Output Logic:	LVPECL	
RMS Period Jitter		
60.0MHz ~ 120MHz:	2.5ps typical	
120MHz ~ 240MHz:	4.7ps typical	
Peak to Peak Jitter		
60.0MHz ~ 120MHz:	17.5ps typical	
120MHz ~ 240MHz:	24.5ps typical	
Phase Jitter:	0.2ps typical	
Initial Frequency Accuracy:	Tune to the nominal frequency	
	with Vc= 1.65 ±0.2VDC	
Output Voltage HIGH (1):	Vdd-1.025V minimum	
	Vdd-0.880V maximum	
Output Voltage LOW (0):	Vdd-1.810V minimum	
	Vdd-1.620V maximum	
5 111 5	(RL=50Ω to Vdd-2V)	
Pulling Range:	From ±30ppm to ±150ppm	
Control Voltage Range:	1.65 ±0.35 Volts	
Temperature Stability:	See table	
Output Load:	50Ω into Vdd or Thevenin equiv.	
Rise/Fall Times:	0.5ns typ., 0.7ns max.	
D. I. C. d.	20% Vdd to 80% Vdd	
Duty Cycle:	50% ±5%	
Charat Time a	(Measured at Vdd-1.3V)	
Start-up Time:	10ms maximum, 5ms typical 75mA maximum at 212.5MHz	
Current Consumption:	80mA maximum at 622.08MHz	
Static Discharge Protection:	2kV maximum	
Storage Temperature:	-55° to +150°C	
Ageing:	±2ppm per year maximum	
Enable/Disable:	Not implemented - 4 pin package	
RoHS Status:	Fully compliant or non-compliant	






OUTLINE & DIMENSIONS



PART NUMBERING



FREQUENCY STABILITY

Stability Code	Stability ±ppm	Temp. Range
Α	25	0°∼+70°C
В	50	0°∼+70°C
С	100	0°∼+70°C
D	25	-40°∼+85°C
E	50	-40°∼+85°C
F	100	-40°~+85°C

If non-standard frequency stability is required Use 'I' followed by stability, i.e. I20 for ±20ppm